



M75C

75W/100W GK107/GK106/GM107 128-BIT GDDR5 in x32MODE
DVI-D-DL + CRT +HDMI


TABLE OF CONTENTS


Page	Description
1	Table of Contents
2	PCI Express
3	GPU Frame Buffer Partition A/B
4	FBA Partition [31..0]
5	FBA Partition [63..32]
6	FBB Partition [31..0]
7	FBB Partition [63..32]
8	GPU FB Decoupling
9	DACA VGA
10	IFPAB TMDS
11	IFPC mHDMI
12	IFPEF TMDS
13	Core Decoupling,GPU VDD_3V3
14	Misc Interfaces
15	Straps, Thermal, Mechanical
16	Power Supply I: Misc Power
17	Power supply II:PEX_VDD
18	FBVDDQ
19	NVVDD CTRL
20	NVVDD MOS
21	12V EXT / 12V PEX Power Select Circuit
22	CHANGE LIST



PCI Express




GPU Frame Buffer Partition A/B












DACA VGA




IFPAB TMDS




 GALAXY		<i>Galaxy Microsystems (HK) Ltd.</i>	
Page Name:			
IFPAB TMD5			
Size Custom	Project Name: M75C	Design By: Page	Rev V10
Date: Monday, December 30, 2013		Sheet 10 of 22	
PROPERTY NOTE: This document contains information confidential and property to Galaxy Microsystems (HK) Ltd.			


IFPC mHDMI



Core Decoupling, GPU_VDD_3V3





Misc Interfaces



XTALSSBIN	XTALOUTBUFF	SmartFan P91M %
PU	PU	33% high duty
PU	PD	50% high duty
PD	PU	66% high duty
PD	PD	100%

XTALOUTBUFF		SmartFan PWM
3.3V	50-100K PU	66% high duty
1/2 VDD33	50-100K PU&PD	33% high duty
0V	50-100K PD	DISABLE

Straps, Thermal, Mechanical



GK107 Straps


Bit Signal		Values	
03	RAMCFG[0]	0000	64MBx16 ChnB
		0001	64MBx16 ChnB Micron
		0010	64MBx16 ChnB Hynix
		0011	64MBx16 ChnB Samsung
07	RAMCFG[4]	0100	128MBx16 ChnB
		0101	128MBx16 ChnB Micron
		0110	128MBx16 ChnB Hynix
		0111	128MBx16 ChnB Samsung
03	FEU[1]	01	128MB
02	FBUS		
00	SMR_ALT_ADDR	0	DISABLED
		1	ENABLED
00	VISA_DEVICES	0	DISABLED
		1	ENABLED
03	PCI_DEV_ID_EXT	0	INT
00	SUB_VENDOR	0	NO_BIOS
		1	BIOS
01	PCI_DEV_ID_EXT_BTS	0	INT
00	PEX_PLL_XTERRM100	0	DISABLED
		1	ENABLED
03	USERCFG[0]	0000	INT
02	USERCFG[1]		
01	USERCFG[2]		
00	USERCFG[3]		
03	ISAGO_FSDG_CFG_LUT_ADDR[0]	0000	DSKTOP_DEFAULT
		0001	MOBILE_DEFAULT
		0010	MOBILE_KTHRES_LAMP
		0011	MOBILE_KTHRES_LAMP
		0100	MOBILE_KTHRES_JRAMP
		0101	MOBILE_KTHRES_JRAMP
		0110	MOBILE_KTHRES_JRAMP
		0111	MOBILE_KTHRES_JRAMP
		1000	DSKTOP_JTHRES
		1001	MOBILE_JTHRES_JRAMP
		1010	MOBILE_JTHRES_LAMP
		1011	MOBILE_JTHRES_LAMP
		1100	MOBILE_JTHRES_JRAMP
		1101	MOBILE_JTHRES_JRAMP
		1110	MOBILE_JTHRES_JRAMP
		1111	MOBILE_JTHRES_JRAMP
03	PCI_DEV[0]	0000	GR107-400-A1
		0110	GR107-400-A1
02	PCI_DEV[1]		
01	PCI_DEV[2]		
00	PCI_DEV[3]		
03	SDMR_EXPOSED	0	DISABLED
		1	ENABLED
02	SDMR_EXPOSED	0	DISABLED
		1	ENABLED
01	SDMR_EXPOSED	0	DISABLED
		1	ENABLED
00	SDMR_EXPOSED	0	DISABLED
		1	ENABLED
02	PCIE_SPEED_CHANGE_SENS	0	DISABLED
		1	ENABLED
01	PCIE_MAX_SPEED	0	GEN1
		1	GEN3
00	OP_PLL_VIO_VIO_3	0	USE_VIB
		1	USE_V3

GM107 Straps





Bit Signal		Values	
00:	RAMEQ[0]	0000	69A0C2 128B HxHx
01:	RAMEQ[1]	0001	69A0C2 128B HxHx
02:	RAMEQ[2]	0010	69A0C2 128B Samsung
03:	RAMEQ[3]	0011	Reserved
04:	RAMEQ[4]	0100	128A0C2 128B HxHx
05:	RAMEQ[5]	0101	128A0C2 128B HxHx
06:	RAMEQ[6]	0110	128A0C2 128B Samsung
07:	RAMEQ[7]	0111	Reserved
08:	DEVID_SEL	0	DEVID A
09:	DEVID_SEL	1	DEVID B
10:	PCFG_OFS	0	DEKATOP
11:	PCFG_OFS	1	LAPTOP
12:	SMBL_ALT_ADDR	0	DISABLED
13:	SMBL_ALT_ADDR	1	ENABLED
14:	VGA_DEVICE	0	DISABLED
15:	VGA_DEVICE	1	ENABLED
16:	SORL_EXPOSED	0	DISABLED
17:	SORL_EXPOSED	1	ENABLED
18:	SORL_EXPOSED	0	DISABLED
19:	SORL_EXPOSED	1	ENABLED
20:	SORL_EXPOSED	0	DISABLED
21:	SORL_EXPOSED	1	ENABLED
22:	SORL_EXPOSED	0	DISABLED
23:	SORL_EXPOSED	1	ENABLED
TERNARY STRIP			
33*:	GOL_ENABLE	50-100K PU ONLY	
130*:	FOR_DBG	50-100K PU & PD	
201:	GOL_ENABLE	50-100K PU ONLY	

Multilevel Straps

0000	5.1K to GND	1000	5.1K to VCC
0001	10K to GND	1001	10K to VCC
0010	15K to GND	1010	15K to VCC
0011	20K to GND	1011	20K to VCC
0100	24.9K to GND	1100	24.9K to VCC
0101	30.1K to GND	1101	30.1K to VCC
0110	34.8K to GND	1110	34.8K to VCC
0111	45.3K to GND	1111	45.3K to VCC



Power Supply I: Misc Power





GALAXY
Galaxy Microsystems (HK) Ltd.


Page Name:
NA

Size Custom	Project Name: K75L	Design By: Tony	Rev V10
----------------	------------------------------	--------------------	------------

Date: Monday, December 30, 2013 Sheet 17 of 22

PROPERTY NOTE: This document contains information confidential and property to Galaxy Microsystems (HK) Ltd.



NVDD CTRL







D=Positive Duty Cycle of PWM VID
 $A = (R4+R5)/(R3+R4+R5)$
 $B = R3+R4+R5$
 $V_{out} = V_{ref} * A * (D*(R2/B)/(R1+R2/B)+(R1/B)/(R2+R1/B))$
 $V_{min} = V_{out}(D=0); V_{max} = V_{out}(D=1)$
 $V_{boot} = V_{ref} * A * B/(R2+B)$
 $V_{stb} = V_{ref} * A * (Rstb/B)/(R2+Rstb/B)$

GPIO	GPIO1	GPIO2	GPIO3	GPIO4	GPIO5	TARGET VALUE
0	0	0	0	0	0	1.025
0	0	0	0	1	0	1.050
0	0	0	1	0	0	1.075
0	0	0	1	1	0	1.100
0	0	1	0	0	0	1.125
0	0	1	0	1	0	1.150
0	0	1	1	0	0	1.175
0	0	1	1	1	0	1.200
0	1	0	0	0	0	1.225
0	1	0	0	1	0	1.250
0	1	0	1	0	0	1.275
0	1	0	1	1	0	1.300
0	1	1	0	0	0	1.325
0	1	1	0	1	0	1.350
0	1	1	1	0	0	1.375
0	1	1	1	1	0	1.400
1	0	0	0	0	0	1.425
1	0	0	0	1	0	1.450
1	0	0	1	0	0	1.475
1	0	0	1	1	0	1.500
1	0	1	0	0	0	1.525
1	0	1	0	1	0	1.550
1	0	1	1	0	0	1.575
1	0	1	1	1	0	1.600
1	1	0	0	0	0	1.625
1	1	0	0	1	0	1.650
1	1	0	1	0	0	1.675
1	1	0	1	1	0	1.700
1	1	1	0	0	0	1.725
1	1	1	0	1	0	1.750
1	1	1	1	0	0	1.775
1	1	1	1	1	0	1.800

NVDD MOS



12V EXT / 12V PEX Power Select Circuit



GPIO12_LOW_PERF*	GPU SPEED
0	SLOW
1	NORMAL

